The co-pilot for chip designers

Founding Engineer (R&D + Full-Stack)

$150K - $250K / 0.50% - 2.00%
San Francisco, CA, US / Mountain View, CA, US
Job Type
3+ years
Connect directly with founders of the best YC-funded startups.
Apply to role ›
Ann Wu
Ann Wu

About the role

We're looking for an experienced chip designer with a strong full-stack software + ML skillset to build the co-pilot for chip designers with us. You will be pushing and productizing the frontier of what EDA tools can do today to enable our co-pilot’s novel use cases.

As a Founding Engineer, you will be working directly with our CTO to architect and implement software tools for chip designers working with the RTL2GDS + verification flows. You will also be working directly with our chip design customers to understand their needs and iterate on our products with real feedback.

Minimum requirements:

  • Passionate about chips and about building transformative software tools to help chip designers around the world
  • Have done 1+ tapeouts with experience across the RTL2GDS + verification flows and commercial tools
  • Experienced with and excited by R&D with high autonomy on devising new techniques and experiments
  • Experienced in statistics, machine learning, and AI
  • Experienced with shipping high-quality code quickly
  • Thrives in a highly-collaborative, fast-moving team and with high-degree of product ownership
  • Resilient, data-driven, and works from first principles
  • BS/MS in Electrical Engineering (VLSI) or equivalent work/research experience

Ideal requirements:

  • PhD in Electrical Engineering (VLSI) or equivalent work/research experience
  • Multiple chip tapeouts that include advanced technology nodes

This is an in-person role in the SF Bay Area.

About Silimate

Silimate is the co-pilot for chip designers.

Chip teams today are still using the same archaic workflows from 30 years ago, resulting in lengthy 12-18 month design cycles and the inability to ship chips fast enough to keep up with the software pointer.

We're changing that at Silimate.

Our chip design co-pilot is helping chip designers write correct, PPA-optimized RTL code from the onset, and build better chips in less time. We're building a catalytic tool for the chip industry.

We're well-funded by top investors and are generating revenue with customers that are world-class chip and IP design companies. We're growing fast — demand for Silimate has outpaced our ability to build and ship the product. We're looking for excellent engineers that are passionate about the semiconductor chip space to join us.

Team Size:2
Akash Levy
Akash Levy
Ann Wu
Ann Wu